
LTC2600/LTC2610/LTC2620
11
2600fe
BLOCK DIAGRAM
2
15
1
GND
VOUTA
VOUTB
VOUTC
VOUTD
REF
CS/LD
SCK
VCC
VOUTH
VOUTG
VOUTF
VOUTE
CLR
SDO
SDI
2600 BD02
16
DAC A
3
14
4
13
5
7
6
8
10
11
9
12
DECODE
CONTROL
LOGIC
32-BIT SHIFT REGISTER
DAC
REGISTER
INPUT
REGISTER
DAC H
DAC
REGISTER
INPUT
REGISTER
DAC B
DAC
REGISTER
INPUT
REGISTER
DAC G
DAC
REGISTER
INPUT
REGISTER
DAC C
DAC
REGISTER
INPUT
REGISTER
DAC F
DAC
REGISTER
INPUT
REGISTER
DAC D
DAC
REGISTER
INPUT
REGISTER
DAC E
DAC
REGISTER
INPUT
REGISTER
POWER-ON
RESET
(1)
(20)
(2)
(3)
(4)
(7)
(5)
(8)
(16)
(17)
(15)
(14)
(13)
(10)
(11)
(9)
NOTE: NUMBERS IN PARENTHESIS REFER TO THE UFD PACKAGE
TIMING DIAGRAM
SDI
SDO
CS/LD
SCK
2600 F01
t2
t8
t10
t5
t7
t6
t1
t3
t4
12
3
23
24